12V and 5V are located on the lower board of the power supply.

3.4.1 POWER SUPPLY USAGE

System Power Usage: 345 VA BTU per hour:

The power supply has the following ratings:

Volts.	Amps			
÷ 5	25			
+12	4			
+24	2 (4 amps	with	semi-regulation)
-12	24			

Peripheral power usage:	+5V Amps	+12V Amps	+24V Amps
Winchester type disc drive Formatter Slimline floppy (each) Tape drive	1.0 2.0 1.0 3.5	2.0 0.05	0.5
a jan ja			
Backplane power usage:	+5V Amps	+12V Amps	
CPU LSI 11/23 Memory SV128 Floppy/Tape Controller XCV21 or CCV11	2.0 2.0 2.5	0.2	
5 1/4-in. Winchester Controller FCV21B	2.5	0	
4 line serial Interface DLV11J Multifunction OL MFV11	1.5 2.2	0.25 0.20	
TOTAL USED:	12.4	0.65	

Power remaining in amperes for spare slots in backplane:

System	+ 5V	+127
6210	12.5	3.35
6220/6221	8.0	1.30
6230/6231	7.0	1.30
6240/6241	5.5	1.30

6200 Series System User Reference Manual

Table 3-2. Modes of Operation

Operation Mnemonic			BWTBT	Function	
DATI	1	0	0	0	Pand wand for
DATIO	1	1	ŏ	Ö	Read word from memory Read word from memory
g ₂	8 88				followed by a write word Read - modify - write
DATIOB	1	1	X	1	Read word from memory followed by a write byte Read - modify write
DATO	O	1	0	1	Write word to memory
DATOB	0	7	X	7	Write byte to memory

X = signal could either true or false

0 = signal is false

1 = signal is true

Note

Signals BDIN and BDOUT are both true for a DATIO and DATOB operation, but not at the same time during the cycle.

Signal BWTBT is true at the beginning of both the DATO and DATOB operation. If a write word operation (DATO), BWTBT is negated at least 100 nanoseconds after BSYNC is asserted. If a write byte (DATO), BWTBT remains asserted.

3.5.3 REFRESH CYCLE

The PM-SV128 memory was designed using 64K dynamic MOS RAMs. Being dynamic, these memories require refreshing. Refresh cycles are controlled by the refresh logic contained on the memory. Refresh cycles occur at a periodic rate of approximately every 16 microseconds. The entire memory is refreshed every 4.096 milliseconds.

3.5.4 PARITY CONTROLLER

The PM-SV128 memory contains an on-board parity controller that is compatible with the Plessey PM-7850 and DEC M7850 parity controller. The on-board parity controller frees a dual-wide backplane slot for additional user expansion. The parity controller provides all parity generation and checking functions.


3.5.4.1 Control and Status Register

The control and status register in the PM-SV128 memory module contains bits that are used to store the parity error and address bits.

Bit 0 When set, enables parity errors to trap and interrupt the CPU.

Bit 2 When set, causes wrong parity to be written. This is a useful tool for checking the parity logic.

The CSR allows programs control of certain parity functions and contains diagnostic information. If a parity error has occurred. The CSR is assigned an address and may be accessed by a bus master via the LSI-11 Bus. Some CSR bits are cleared by assertion of BUS INIT L. This signal is asserted for a short time by the processor after system power has come up, or in response to a reset instruction. The CSR bit assignments are shown in the following diagram. Each bit assignment is explained.



Bit Description

1,3,4,12,13 Not used.

Parity Error Enable. If set, and a parity error occurs on a DATI or DATIO(B) cycle to memory, then BDAL 16(L) and BDAL 17(L) are asserted on the bus at the same time as the data. This bit is read/write

3-6

and is reset to zero on power-up or BUS INIT.

TO

Write Wrong Parity. If this bit is set during a DATO or DATOB cycle to memory, wrong parity data will be written into the parity MOS RAMs. This bit may be used to check the parity error logic as well as failed address information in the CSR. The following diagnostic is applicable:

- 1. With bit 2 set, write entire memory with any pattern.
- 2. Read first location in memory. If bit 0 of the CSR is set, then a parity error should be detected on the LSI Bus and the failed address at location (0) is stored in the CSR.
- 3. Read the CSR and obtain the failed address. If CSR bit 14 equals 0, then bits A11-A17 are loaded into CSR bits 5-11. If CSR bit 14 equals 1, then bits A18-21 have been loaded into CSR bits 5-8. Bit 2 is a read/write bit reset to zero on power-up or BUS INIT.

Error Address Bits. If a parity error occurs on a DATI or DATIO(B) cycle, then A11-A17 are stored in CSR bits 5-11 and bits A18-A21 are latched. The 18-bit address machines require only one read of the CSR to obtain the failed address. The CSR bit 14 set to 0 allows the logic to pass A11-A17 to the LSI-11 Bus. A 22-bit machine requires two reads. The first read (with CSR bit-14 set to 0) sends contents to CSR bits 5-11. Then the software must set CSR bit-14 equal to 1 to enable A18-21 to be read from CSR bits 5-8.

The parity error address locates a parity error to a 1K segment of memory. These are read/write bits and are not reset to zero via power-up or BUS INIT. If a second parity error is found, the new failed address will be stored in the CSR.

Extended CSR Read Enable. For a functional description of what this bit does, refer to the preceeding Error Address description.

- 1. Bit 14=0; always for 128K word machine.
- 2. Bit 14=0; first read on 2048K word machine.

3. Bit 14=1; second read on 2048K word machine.

15

Parity Error. When set, this bit indicates that a parity error has occurred. The bit lights a red LED on the module, providing visual indication of a parity error. Bit 15 is a read/write bit. It is reset to zero via power-up or by BUS INIT. It will remain set unless rewritten or initialized.

3.5.4.2 Parity Error LED

The PM-SV128 memory contains one RED light emitting diode (LED), CR1, that is visible when the memory is installed in a backplane. If the LED is illuminated, it indicates that a parity error was detected during a memory read operation. If bit 0 of the CSR is set at the time the parity error occurred, the memory will cause the processor to trap through the parity error trap vector, location 114. The LED will remain illuminated until the system executes a BUS RESET or the software resets bit 15 of the CSR.

Line the section of the section of the

3.5.5 SWITCH SETTINGS

The PM-SV128 memory board is designed to mechanically fit into the DEC LSI-11 series computers. The board occupies the space required by one standard DEC dual-wide printed circuit board and may be installed into any Q-bus slot (18 bit addressing) or any extended Q-bus (EQB) slot (22 bit addressing).

Starting and Ending Addresses

NOTE:	MEMORY SIDE		5	TART	NG	ADI	XE S	4			i			EMD	ING	A	ORE	55		
ALPHABETICAL		A	18	C	D	2	3	4	5	E	10	6	Н	I	I	9	6	7	8	K
NOTATION	0-125	1	1	1	1	1)	1	1	0	1	1	1	1	1	೨	Ç	⇒	Q	0
A,5,C	C - 256	1	T	1	1	. 1	1	1	1	0	1	1	ì	1	1	1	0	0	0	0
CONNECTION		- 1	1	1	1	C	0	0	3	0	٥.	T	1	1	1	1	0	0	0	O
TO GROUND		1	T	T	1	1	0	0	0	0	0	1	1	1_	1	1	1	0	0	0
DAISY CHAIN		1	T	1	1	1	1.	0	0	0	Q.	1.	1	ı	1	1	0	1	Ö	0
FASHION IS	768-1024	1	1	T	I	1	0	1	0	0	0	1	1	1	1	1	1	i	0	0
NECESSARY	1074-1740	1	1	1	T	1	I	I	0	0	0	1	T	1	ı	1	0	0	1	0
GROUND	1280-1536	1	1	11	ï	1	0	0	1	O	0	1	-	1	1	1	1	0	1	0
CONNECTION	***************************************	T	1	1	1	1	1	0	1	0	0	T	T	1	i	1	0	1	1	0
	1792 - 2046	I	1	1	11	1	0	I	I	0	0	1	1	1	1	1	1	ı	1	0
1	2048 - 2304		T	1.2	2.4.	1	. 1	1	T	0	0	1	1	1	1	1	0	0	0	1
A THICKNEY	2304 - 2560	1	1	1	11	1	0	0	0	1	0	1	1	1	1	1	1	0	0	
	2560-2816	1	I.	1	1	110	1-	O	0	L	Ö	1	1	1	1	1	0	1	0	1
1	296 - 5072	1	II	1	TT	II	0	1	0	1	0	1	1	1		ı	1	1	0	1
JUMPER IN	3072 - 3326	1	1	1	1	11	- 1	1	0	1	0	T	1	1	1	1	0	0	1	1
O- OFF	3328 - 3584	1	T	1	1	1	0	0	1	1	0	1	1	TI.	1	1	1	0	1	1
JUMPER OUT	-	1	1	1	I	1	-	0	1	I	0	1	1	1	1	1	0	1	1 :	1
	3840 - 4096	1	1	1	1	1	Ö	1	1	11	0	1	TI	11	1	1	1	1	1	1

BEAR TRANSPORT WOMEN'T MANAGE AND TOTAL OF THE COLUMN

6200 Series System User Reference Manual

TO

Starting and Ending Addresses Within 0-256KB

(IN KATTE)	A	5	C	D	2	3	4	5	E	10	I
T	T	1	I	ī	1	1	1	1	0	T	ĺ
5	9	0	o	Q	O	0	0	0	0	0	
16	Г	ō	0	0	0	Ö	Ö	C	O	Ö	
24	0	ī	Þ	0	0	le	Ö	0	0	0	
32	ī	1	Q	0	0	0	0	P	0	O	
40	O	0	1	0	0	0	0	Ç	0	0	
48	1	0	1	O	¢	o	0	0	O	0	10
56	0	1	1	0	0	0	9	9	0	0	
64	1	1	1	9	9	0	0	0	0	0	_
72	0	0	Ö	1	0	Ö	9	0	0	0	•
Вф	1	0	٥	1	0	0	_	_	0		
88	0	1	0	1	0	0	_	_	0	_	· 4 + 1 mm
96	1	Ľ	0	I.	0	0	0	_	0	۰	70
	9	Ō	1	_	-		_		0	_	
	1	9	-	4	0		0	0	0	_	
	0	1	Ц	1	0	_	0	9	0		
126	4	ᆜ	1	1	0	Õ	0	ō	0	_	
	_	믜	인	끸	1	0	2	2	2	0	
	4	-	읫	믜	+	모	0	9	0	9	
152	위	1	읫	의	1	읈	2	9	٥	인	
1110	_	0	7	爿	1	H	7	꼿	×	읭	
	_	ō	-	9	'	Ħ	긁		2	등	
	0	_	i	ă	H	7	Ξ	ä	7	爿	
-	1	H	il	3	H	3	5	5	-	ä	
	_	_		1	÷	히	5	긁	금	5	
_	1	\rightarrow	-	1	П	ᆲ	5	Š	5	3	
	5	-	히	П	1	3	히	히	<u></u>	ä	
	1	T	o	1	7	히	ō	히	ō	ō	
	0	리	1	T	П	0	o	히	0	0	
	I	ø	7	П	1	ㅣ	이	힞	0	히	
248)	1	+	ī	П	이	이	0	Ö	0	
256	Π	1	I	П	1	ø		O	0	Ö	
	5	Н	II.	3	9	6	7	8	K		
0=0## #	JU JU	×	E	2	TO TO	9	RC.	الياد	J.	7	

0041612711896 P.04/14

Parity Control Register Selection

CSR SELECT				4/
NO. OF CER	Poe	2	3 1	4
167	, 1	,	1	1
2 40	0	1	1	1
3 ₩0	1	0	1	1
4 TH	0	0	T	ļ
5 TH	1	1	0	J
€ TH	0	+	0	1
7 14	1	0	0	1
S tu	0	0	0	1
9 TH	1	1.	1	0
HT QI	0	1	1	0
1 1 714	T	0	1	0
12 TH	0	0	i	0
15年	1	1	0	0
14 711	0	Ti	0	0
15 TM	1	0	0	9
167H	0	0	0	0
DE OFF	10611 15/TH		93-33-33-3	

opolitica, janear, jan Jumpers on the SV128 memory:

22-bit parity

18-bit addressing parity

W3 IN, W4 OUT (Factory Standard)

22-bit addressing parity

W3 OUT, W4 IN

I/O page select:

Standard I/O page Reduced I/O page

W13 OUT, W14 IN W13 IN, W14 OUT

(Factory Standard)

Battery backup. (Plessey does not support battery backup.)

vZ/bl'd Enabled 91000 W15 IN, 0 W16 OUT (Factory Standard)

Disabled W15 OUT, W16 IN

Other factory set jumpers:

M9 IN W1 IN

W10 OUT W2 OUT

W5 IN W11 OUT

W12 IN W6 OUT

W7 IN

W8 OUT

3.5.6 MEMORY SPECIFICATIONS

Refer to Table 3-3 for specifications of the PM-SV128 memory.